

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
 - ☐ Establish IEEE Web Account
 - ☐ Access the IEEE Member Digital Library
-  [Print Format](#)

Your search matched **3** of **938665** documents.

A maximum of **3** results are displayed, **25** to a page, sorted by **Relevance** in **descending** order.

You may refine your search by editing the current search expression or entering a new one in the text box.

Then click **Search Again**.

timestamp-based <sentence>cache<sentence> scheme

[Search Again](#)

Results:

Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD**

1 A compiler-directed cache coherence scheme with improved intertask locality

Choi, L.; Pen-Chung Yew;

Supercomputing '94. Proceedings , 14-18 Nov 1994

Page(s): 773 -782

[\[Abstract\]](#) [\[PDF Full-Text \(748 KB\)\]](#) **IEEE CNF**

2 A timestamp-based selective invalidation scheme for multiprocessor cache coherence

Xin Yuan; Melhem, R.; Gupta, R.;

Parallel Processing, 1996., Proceedings of the 1996 International Conference on , Volume: 3 , 12-16 Aug 1996

Page(s): 114 -121 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(792 KB\)\]](#) **IEEE CNF**

3 Design and analysis of a scalable cache coherence scheme based on clocks and timestamps

Min, S.L.; Baer, J.-L.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 3 Issue: 1 , Jan 1992

Page(s): 25 -44

[\[Abstract\]](#) [\[PDF Full-Text \(1560 KB\)\]](#) **IEEE JNL**

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
RELEASE 1.4Welcome
United States Patent and Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE](#) [Quick Links](#)[» Search Results](#)

Welcome to IEEE Xplore®

Your search matched **[0]** of **[938665]** documents.

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Print Format

You may refine your search by editing the current search expression or entering a new one the text box. Then click search Again.

OR

Use your browser's back button to return to your original search page.

Results:**No documents matched your query.**

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2003 IEEE — All rights reserved

WEST**End of Result Set**☐ **Generate Collection** **Print**

L2: Entry 7 of 7

File: USPT

Jul 9, 1996

DOCUMENT-IDENTIFIER: US 5535366 A

TITLE: Method of and circuit arrangement for freeing communications resources, particularly for use by a switching element

Current US Original Classification (1):711/159Current US Cross Reference Classification (1):711/151Current US Cross Reference Classification (2):711/158Current US Cross Reference Classification (3):711/160Other Reference Publication (5):S-L Min et al; "A Timestamp-based Cache Coherence Scheme" Proc. 1989 Intern'l Conf. on Parallel Process'g; vol. 1, pp. I23-I32; 8 Aug. '89.

<u>L25</u>	l4 and (((dasd or disk or (storage adj2 device)) with cach\$3) with (map\$1 or mapping))	48	<u>L25</u>
<u>L24</u>	l4 and (((dasd or disk or (storage adj2 device)) with cach\$3) same (map\$1 or mapping))	82	<u>L24</u>
<u>L23</u>	l18 and (database or data-base or (data adj2 base))	0	<u>L23</u>
<u>L22</u>	L20 and (time or time-stamp\$3 or timestamp\$3 or (time adj2 stamp\$3))	1	<u>L22</u>
<u>L21</u>	L20 and (time or time-stamp\$3 or timestamp\$3)	1	<u>L21</u>
<u>L20</u>	5418921.pn.	1	<u>L20</u>
<u>L19</u>	L18 and database	0	<u>L19</u>
<u>L18</u>	4603380.pn.	1	<u>L18</u>
<u>L17</u>	L16 and l15	1	<u>L17</u>
<u>L16</u>	L13 and (map\$1 or mapping)	2	<u>L16</u>
<u>L15</u>	L13 and (lru or (least adj2 recently adj2 used))	3	<u>L15</u>
<u>L14</u>	L13 and (timestamp\$3 or time-stamp\$3 or (time adj2 stamp\$3))	0	<u>L14</u>
<u>L13</u>	L4 and (dasd with database)	6	<u>L13</u>
<u>L12</u>	L11 and (dasd with database)	6	<u>L12</u>
<u>L11</u>	((711/113)!.CCLS.)	541	<u>L11</u>
<u>L10</u>	L9 and database	0	<u>L10</u>
<u>L9</u>	L4 and (((dasd) same cach\$3) same (time-stamp\$3 or (time adj2 stamp\$3)))	2	<u>L9</u>
<u>L8</u>	L4 and (((dasd) with cach\$3) same (time-stamp\$3 or (time adj2 stamp\$3)))	2	<u>L8</u>
<u>L7</u>	L4 and (((dasd) with cach\$3) with tim\$3)	34	<u>L7</u>
<u>L6</u>	L4 and (((dasd or storage) with cach\$3) with tim\$3)	194	<u>L6</u>
<u>L5</u>	L4 and (((dasd or storage) with cach\$3) same tim\$3)	305	<u>L5</u>
<u>L4</u>	L3 or ((711/108)!.CCLS.)	2230	<u>L4</u>
<u>L3</u>	L2 or ((711/113)!.CCLS.)	1973	<u>L3</u>
<u>L2</u>	L1 or ((711/202)!.CCLS.)	1458	<u>L2</u>
<u>L1</u>	((711/167)!.CCLS.)	724	<u>L1</u>

END OF SEARCH HISTORY

WEST**Freeform Search****Database:**

US Patents Full-Text Database
US Pre-Grant Publication Full-Text Database
JPO Abstracts Database
EPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Term:

117 and ((request\$3) adj2 (queue\$3 or buffer\$3))

Display: **Documents in Display Format:** **Starting with Number** **Generate:** ☐ Hit List ☒ Hit Count ☐ Side by Side ☐ Image

Search

Clear

Help

Logout

Interrupt

Main Menu

Show S Numbers

Edit S Numbers

Preferences

Cases

Search History

DATE: Thursday, May 08, 2003 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

DB=USPT; PLUR=YES; OP=OR

<u>L19</u>	l17 and ((request\$3) adj2 (queue\$3 or buffer\$3))	9	<u>L19</u>
<u>L18</u>	L15 and ((queue\$3 or buffer\$3) same (lock\$3 with (concurrent\$2 or simultaneous\$2)))	1	<u>L18</u>
<u>L17</u>	L15 and (lock\$3 with (concurrent\$2 or simultaneous\$2))	30	<u>L17</u>
<u>L16</u>	L15 and ((concurrent\$2 or simultaneous\$2) same ((request\$3) adj2 (queue\$3 or buffer\$3)))	17	<u>L16</u>
<u>L15</u>	((711/144 711/145)!.CCLS.)	690	<u>L15</u>
<u>L14</u>	((711/144,145)!.CCLS.) and ((concurrent\$2 or simultaneous\$2) same ((request\$3) adj2 (queue\$3 or buffer\$3)))	0	<u>L14</u>
<u>L13</u>	((711/168)!.CCLS.) and ((concurrent\$2 or simultaneous\$2) same ((request\$3) adj2 (queue\$3 or buffer\$3)))	11	<u>L13</u>
<u>L12</u>	((711/168)!.CCLS.) and ((concurrent\$2 or simultaneous\$2) same ((request\$3) adj2 (queue\$3 or buffer\$3)))	11	<u>L12</u>
<u>L11</u>	((711/168)!.CCLS.) and ((request\$3) adj2 (queue\$3 or buffer\$3))	44	<u>L11</u>
<u>L10</u>	L7 and ((request\$3) adj2 (queue\$3 or buffer\$3))	73	<u>L10</u>
<u>L9</u>	L7 and ((access\$3 or request\$3) adj2 (queue\$3 or buffer\$3))	96	<u>L9</u>
<u>L8</u>	L7 and (request\$3 adj2 buffer\$3)	25	<u>L8</u>
<u>L7</u>	((711/146)!.CCLS.)	419	<u>L7</u>
<u>L6</u>	L5 and ((request\$3 or access\$3) adj2 (queue or buffer\$3))	0	<u>L6</u>
<u>L5</u>	5806085.pn. or 6449695.pn. or 6532521.pn. or 6532490.pn.	4	<u>L5</u>
<u>L4</u>	L2 and ((cach\$3 or coherenc\$3) same((data or datum or line or entry) with (expir\$5 or timeout or time-out or timing-out)))	39	<u>L4</u>
<u>L3</u>	L2 and ((data or datum or line or entry) with (expir\$5 or timeout or time-out or timing-out))	114	<u>L3</u>
<u>L2</u>	((711/133 711/134 711/135 711/136 711/141 711/154 711/159 711/160 711/167)!.CCLS.)	2725	<u>L2</u>
<u>L1</u>	((711/\$)!.CCLS.)	14297	<u>L1</u>

END OF SEARCH HISTORY